espresso heuristic logic minimizer
/EH0 S P R EH1 S OW0 Y UH0 R IH0 S T IH0 K L AA0 JH IH0 K M IH0 N AH0 M AY0 Z ER0/N
- 1
The ESPRESSO logic minimizer is a computer program using heuristic and specific algorithms for efficiently reducing the complexity of digital logic gate circuits.
Translate “espresso heuristic logic minimizer” into another language
Choose a language below to open the translator with English selected as the source language.